

DJ1 Calpella UMA Schematics Document

Arrandale

Intel PCH

2010-04-23

REV : X01

DY : Nopop Component

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

DJ1 Calpella UMA

Rev

X01

Date: Monday, April 26, 2010


Sheet 1 of 90

DJ1 UMA Block Diagram

Project code : 91.4EK01.001



PCB P/N : 48.4EK19.0SB

Revision : 10212-SB




CPU DC/DC	
ISL62882 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC	
TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC	
RT8205BGQW 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC	
RT8207GQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC	
TPS51611 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE
MAXIM CHARGER	
BQ24745	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC	
APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	


<Core Design>		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Block Diagram		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Monday, April 19, 2010	Sheet 2	of 90




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k- 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull- up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table

USB	
Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

Processor Strapping


Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number DJ1 Calpella UMA	Rev X01	
Date: Friday, April 16, 2010	Sheet 6	of	90

SSID = CLOCK



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Clock Generator SLG8SP585**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**


Date: Thursday, April 22, 2010 Sheet 7 of 90




SSID = CPU




SSID = CPU




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled






CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port




CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 Mo/W and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

SSID = CPU



2010/04/19
X01

PROCESSOR CORE POWER

48A

+VCC_CORE

CPU1F

AUBURNDALE

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES


AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

VTT0 AH14
VTT0 AH12
VTT0 AH11
VTT0 AH10
VTT0 J14
VTT0 J13
VTT0 J12
VTT0 G14
VTT0 G13
VTT0 G12
VTT0 G11
VTT0 F14
VTT0 F13
VTT0 F12
VTT0 F11
VTT0 D13
VTT0 D12
VTT0 D11
VTT0 C14
VTT0 C13
VTT0 C12
VTT0 C11
VTT0 B14
VTT0 B12
VTT0 A14
VTT0 A13
VTT0 A12
VTT0 A11

VTT0 AF10
VTT0 AE10
VTT0 AC10
VTT0 AB10
VTT0 Y10
VTT0 W10
VTT0 U10
VTT0 T10
VTT0 J12
VTT0 J11
VTT0 J16
VTT0 J15


PSI# AN33 >>> PSI# 47
AK35 H VID0 >>> H_VID[6..0] 47
AK33 H VID1
AK34 H VID2
AL35 H VID3
AL33 H VID4
AM33 H VID5
AM35 H VID6
PROC_DPRSPLVR AM34 >>> PM_DPRSPLVR 47
VTT_SELECT G15 H_VTTVID1 1 TP1201TPAD14-GP
H_VTTVID1 = Low, 1.1V
H_VTTVID1 = High, 1.05V

ISENSE AN35 <<< IMVP_IMON 47
VCC_SENSE A34 >>> VCC_SENSE 47
VSS_SENSE A35 >>> VSS_SENSE 47
VTT_SENSE B15 <<< TP_VSS_SENSE_VTT1 <<< VTT_SENSE 49
VSS_SENSE_VTT A15 TP_VSS_SENSE_VTT1 <<< TP1202TPAD14-GP



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.


Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V




<Core Design>





Title			
CPU (VCC CORE)			
Size	Document Number		Rev
	DJ1 Calpella UMA		X01
Date:	Thursday, April 22, 2010	Sheet 12 of	90



Revision 0.7





Please note that the VTT Rail
Values are: Auburndale VTT=1.05V
Clarksfield VTT=1.1V



<Core Design>



SSID = CPU



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
CPU (VSS)

Size Document Number Rev
DJ1 Calpella UMA X01

Date: Friday, April 16, 2010 Sheet 14 of 90


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number DJ1 Calpella UMA		Rev X01
Date: Friday, April 16, 2010	Sheet	15	of 90


(Blanking)

<Core Design>

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number DJ1 Calpella UMA		Rev X01
Date: Friday, April 16, 2010	Sheet 16		of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 17 of 90

Reserved

SSID = MEMORY




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32


Layout Note:
Place these Caps near
SO-DIMMA.

62.10017.P11

SSID = MEMORY



SSID = PCH







<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (LVDS/CRT/DDI)
Size	Document Number	Rev	X01
Date: Thursday, April 22, 2010			Sheet 20 of 90

SSID = PCH




BOOT BIOS Strap

PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---



INT_PIRQA# G38C
INT_PIRQB# H51C
INT_PIRQC# B37C
INT_PIRQD# A44C
PCI_REQ0# F51C
PCI_REQ1# A46C
PCI_REQ2# B45C
PCI_REQ3# M53C

TPAD14-GPTP2116
TPAD14-GPTP2117
TPAD14-GPTP2103

PCI_GNT0# F48C
PCI_GNT1# K45C
PCI_GNT2# F36C
PCI_GNT3# H53C
INT_PIRQE# B41C
INT_PIRQF# K53C
INT_PIRQG# A36C
INT_PIRQH# A48C


TPAD14-GPTP2108

PCI_RST# K6C
PCI_SERR# E44C
PCI_PERR# E50C
PCI_IRDY# A42C
PCI_DEVSEL# H44C
PCI_FRAME# C46C


PCI_PLOCK# D49C
PCI_STOP# D41C
PCI_TRDY# C48C
PCI_PLTRST# M7C

TPAD14-GPTP2115

70 PCLK_FWH <<<
23 CLK_PCI_FB <<<
37 PCLK_KBC <<<



PCLK_FWH R N52
CLK_PCI_FB R P53
PCLK_KBC R P46
P51
P48



U2001E
AD0 H40
AD1 N34
AD2 C44
AD3 C48
AD4 C36
AD5 J34
AD6 D40
AD7 E36
AD8 H48
AD9 E40
AD10 C40
AD11 M48
AD12 M45
AD13 F53
AD14 M40
AD15 M43
AD16 J36
AD17 K48
AD18 F40
AD19 C42
AD20 K46
AD21 M51
AD22 F52
AD23 K51
AD24 L34
AD25 F42
AD26 M40
AD27 F44
AD28 AD29
AD30 M47
AD31 H36

5 OF 10
NV_CE#0 DAY9
NV_CE#1 BD1
NV_CE#2 AP15
NV_CE#3 BD8
NV_DQS0 AV9
NV_DQS1 BG8
NV_DQ0/NV_IO0 AP7
NV_DQ1/NV_IO1 AP6
NV_DQ2/NV_IO2 AT6
NV_DQ3/NV_IO3 AT9
NV_DQ4/NV_IO4 BB1
NV_DQ5/NV_IO5 AV8
NV_DQ6/NV_IO6 BB3
NV_DQ7/NV_IO7 BA4
NV_DQ8/NV_IO8 BE4
NV_DQ9/NV_IO9 BB6
NV_DQ10/NV_IO10 BB7
NV_DQ11/NV_IO11 BC8
NV_DQ12/NV_IO12 BJ8
NV_DQ13/NV_IO13 BJ6
NV_DQ14/NV_IO14 BJ6
NV_DQ15/NV_IO15 BC6

USBPN0 H18
USBPN1 J18
USBPN2 A18
USBPN3 C18
USBPN4 N20
USBPN5 P20
USBPN6 J20
USBPN7 L20
USBPN8 G20
USBPN9 A20
USBPN10 M22
USBPN11 N22
USBPN12 B21
USBPN13 D21
USBPN14 H22
USBPN15 J22
USBPN16 E22
USBPN17 F22
USBPN18 A22
USBPN19 C22
USBPN20 G24
USBPN21 H24
USBPN22 L24
USBPN23 M24
USBPN24 A24
USBPN25 C24

USBRBIAS# B25
USBRBIAS D25
OC0#/GPIO59 N16
OC1#/GPIO40 J18
OC2#/GPIO41 F16
OC3#/GPIO42 L16
OC4#/GPIO43 E14
OC5#/GPIO8 G16
OC6#/GPIO10 F12
OC7#/GPIO14 T15

IBEXPEAK-M-GP-NF

Danbury Technology:
Disabled when Low.
Enable when High.

Pair	Device
0	USB0 (I/O Board)
1	X
2	USB2
3	USB3
4	X
5	WLAN (I/O Board)
6	X
7	X
8	X
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size: Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Thursday, April 22, 2010 Sheet 21 of 90


SSID = PCH

Option to "Disable" clkrun.
Pulling it down will keep the clks running.


<Core Design>




Title		
PCH (DM I/FDI/PM)		
Size	Document Number	Rev
	DJ1 Calpella UMA	X01
Date: Thursday, April 22, 2010		
Sheet 22 of 90		




SSID = PCH








SSID = PCH





SSID = PCH





SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (VSS)

Size	Document Number
------	-----------------


DJ1 Calpella UMA

Date: Friday, April 16, 2010

Sheet	28	of	90
-------	----	----	----

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number






DJ1 Calpella UMA

Rev

X01

Date: Friday, April 16, 2010

Sheet 29 of 90



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


Title: **Audio Codec 92HD79B1**

Size	Document Number	Rev
Custom	Arsenal D.II Discrete	X01

Date: Thursday, April 22, 2010 Sheet 30 of 50

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
DJ1 Calpella UMA

Rev
X01

Date: Friday, April 16, 2010

Sheet 31 of 90

SSID = SDIO



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Card Reader-RTS5138
Size	Document Number	Rev	X01
Custom	DJ1 Calpella UMA		
Date:	Thursday, April 22, 2010	Sheet	32 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
DJ1 Calpella UMA


Rev
X01

Date: Friday, April 16, 2010

Sheet 33 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Date: Friday, April 16, 2010

Sheet 34 of 90


Rev

X01

Reserved

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01


Date: Friday, April 16, 2010

Sheet 35 of 90

E

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date:	Friday, April 16, 2010	Sheet	36	of	90
		1			



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Rev

Reserved

DJ1 Calpella UMA


X01

Date: Friday, April 16, 2010Sheet 38 of 90

SSID = Thermal

1. Place near CPU and PCH.


Layout notice :
Both DN1 and DP1 routing 10 mil trace width and 10 mil spacing.



2. System Sensor

2. System Sensor

Layout notice :
Both DN2 and DP2 routing 10 mil trace width and 10 mil spacing.





3. HW T8 sensor

Layout notice :
Both DN3 and DP3 routing 10 mil trace width and 10 mil spacing.



GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

32K suspend clock output



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = (((Degree - 75) / 21))$

T8 shutdown is set 88 deg-C.


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Thermal/Fan Controller EMC2102		
Size	Document Number		Rev
Custom	DJ1 Calpella UMA		X01
Date:	Thursday, April 22, 2010	Sheet	39 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date:	Friday, April 16, 2010	Sheet	40	of	90
		1			

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
DJ1 Calpella UMA

Rev
X01



Date: Friday, April 16, 2010

Sheet 41 of 90



SSID = Reset.Suspend



Run Power




425302_425302_Calpella_S3PowerReduction_WhitePape
Revision 0.7



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
DJ1 Calpella UMA


Rev
X01

Date: Friday, April 16, 2010

Sheet 43 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date:	Friday, April 16, 2010	Sheet	44	of	90
		1			

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number


DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 45 of 90



Design Current = 34A
 $I_{max}=48A$
 $57.6A < OCP < 67.2A$




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MNI05J Cyntec 1.05mohm/ 68.R3610.20C
 O/P cap: 330U 2V EEF5X0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
 H/S: SI7686DP/ POWERPAK-8/ 11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>



Title		
ISL62883 CPU CORE		
Size	Document Number	Rev
A3	Berry	X01
Date: Thursday, April 22, 2010		
Sheet 48 of 90		

TPS51218 for +1.05V_VTT




<Core Design>



File		
TPS51218 +1.05V_VTT		
Size	Document Number	Rev
A2	DJ1 Calpella UMA	X01
Date:	Thursday, April 22, 2010	Sheet 49 of 90


```
SSID = PWR.Plane.Regulator_1p8v
```

APL5930 for +1.8V_RUN



Design Current =1.23A

$$V_{out} = 0.8V * (R1 + R2) / R2$$

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.8V RUN

Size
A3

Document Number	
-----------------	--


Rev

DJ1 Calpella UMA

Date: Thursday, April 22, 2010

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01



Date:	Friday, April 16, 2010	Sheet	52	of	90
-------	------------------------	-------	----	----	----

```
SSID = CPU.GFX.Regulator
```




SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD/Inverter Connector		
Size A3	Document Number DJ1 Calpella UMA	Rev X01
Date: Monday, April 26, 2010	Sheet 54	of 90









SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.




Hsync & Vsync level shift



(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 56 of 90

(Blanking)


<Core Design>

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
HDMI			
Size	Document Number		Rev
A3	DJ1 Calpella UMA		X01
Date:	Friday, April 16, 2010		Sheet 57 of 90

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




SSID = Thermal


Fan Connector



SATA HDD Connector




ODD Connector




SSID = AUDIO

Speaker Connector


20.F0711.004




LINE1 OUT



MIC IN



Internal Microphone



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size
A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Thursday, April 22, 2010

Sheet 60 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Date: Friday, April 16, 2010

Sheet 61 of 90


Rev

X01


Reserved

SSID = Flash.ROM

SPI FLASH ROM (32M bits) for PCH




SPI FLASH ROM (2M bits) for KBC



SSID = RBATT

RTC Connector



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Flash/RTC		
Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01
Date:	Thursday, April 22, 2010	Sheet 62 of 90


SSID = USB

IO Board USB Power







USB POWER SW
Main UP7534BRA8-15 P/N:74.07534.079
SEC AP2101MPG-13 P/N: 74.02101.079



Right USB Power



AFTP6304 1 +5V_USB2
AFTP6302 1 USB_P2-
AFTP6301 1 USB_P2+
AFTP6306 1 USB_P3-
AFTP6305 1 USB_P3+




22.10254.451

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title USB			
Size	Document Number	Rev	
	DJ1 Calpella UMA	X01	
Date: Thursday, April 22, 2010	Sheet 63	of	90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DJ1 Calpella UMA	X01

Date: Friday, April 16, 2010	Sheet 64 of 90
------------------------------	----------------


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number DJ1 Calpella UMA		Rev X01
Date: Friday, April 16, 2010	Sheet	65	of 90

SSID = User.Interface


Battery LED



HDD LED



BREATHE PWR LED (Front)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED

Size
A3

Document Number

DJ1 Calpella UMA


Rev
X01

Date: Thursday, April 22, 2010

Sheet 66 of 90


(Blanking)

<Core Design>

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number DJ1 Calpella UMA		Rev X01
Date: Friday, April 16, 2010	Sheet	67	of 90

SSID = KBC


Internal KeyBoard Connector



Main 20.K0259.030
20.K0461.030
20.K0421.030

SSID = Touch.Pad

TouchPad Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

Document Number


Rev

Date: Thursday, April 22, 2010

Sheet 68 of 90

DJ1 Calpella UMA

X01



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3

Document Number


DJ1 Calpella UMA

Rev


X01

Date: Thursday, April 22, 2010

Sheet 69 of 90




SD/XD/MS Card Reader



XD_CLE#/SD_D0MS D7
 XD_CE#/SD_D1
 XD_D5#/SD_D2/MS D5
 XD_D4#/SD_D3/MS D1
 XD_D2#/SD_CMD
 XD_D0#/SD_CLK/MS D2
 XD_WE#/SD_CD#
 XD_RDY#/SD_WP/MS CLK


ECU1
 SC220P/8V/2KX-3GP
 ECU2
 SC220P/8V/2KX-3GP
 ECU3
 SC220P/8V/2KX-3GP
 ECU4
 SC220P/8V/2KX-3GP
 ECU5
 SC220P/8V/2KX-3GP
 ECU6
 SC220P/8V/2KX-3GP
 ECU7
 SC220P/8V/2KX-3GP
 ECU8
 SC220P/8V/2KX-3GP

For EMI



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 72 of 90


```
SSID = User.Interface
```

Bluetooth Module conn.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size	Document Number
A3	


DJ1 Calpella UMA

Date: Thursday, April 22, 2010

Sheet	73	of	90
-------	----	----	----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DJ1 Calpella UMA

Rev

X01


Date: Friday, April 16, 2010

Sheet 74 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 1 of 75

90

SSID = PWR.Support



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **IO Board Connector**

Size: A3 Document Number: **DJ1 Calpella UMA** Rev: X01

Date: Thursday, April 22, 2010 Sheet 76 of 90

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 77 of 90

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DJ1 Calpella UMA


Rev

X01

Date: Friday, April 16, 2010

Sheet 78 of 90

2010/04/20
X01



2010/04/20
X01





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
UNUSED PARTS/EMI Capacitors			
Size	Document Number	Rev	
A3	DJ1 Calpella UMA	X01	
Date:	Thursday, April 22, 2010	Sheet	79 of 90


SSID = VIDEO

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	DJ1 Calpella UMA		X01
Date:	Friday, April 16, 2010		Sheet 80 of 90



<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hein Tai Wu Rd., Haichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size	Document Number				Rev
C	DJ1 Calpella UMA				X01
Date: Friday, April 16, 2010		Sheet		81	of 90



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
42


Document Number
D110

DJ1 Calpella UMA


Date: Friday, April 16, 2010

Sheet 82

Rev	
X01	



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hein Tai Wu Rd., Haichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

C

Document Number


DJ1 Calpella UMA

Rev


X01

Date: Friday, April 16, 2010

Sheet 63 of 90



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Size
C


Document Number
DJ1 Calpella UMA

Rev
X01

Date: Friday, April 16, 2010Sheet 68 of 90

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	46	2010/04/16	Power team	PU4603 (RT8205) shortage risk	Change to TPS51125	X01
2	50	2010/04/16	Power team	PU5002 (RT8207) shortage risk	Change to TPS51116, DY PR5011	X01
3	49	2010/04/16	EE	PM_PWROK to +1.05V_VTT power down sequence out of SPEC	Modify PC4907=0.022U,PR5004, add R4905=1K	X01
4	55	2010/04/16	EE	For SIV CRT test fail item	Modify RN5504=100 Ohm	X01
5	50	2010/04/16	Power team	Cost down	DY PTC5001	X01
6	53/13	2010/04/19	Power team	Power team request	Change PC5321=0.015U, PC5326=0.01U, PR5312 Mount PC5319,PC5312,PC5311,C1325,C1328,C1323	X01
7	47/12	2010/04/19	Power team	Power team request	Modify PR4705=2,8K, PR4727=1.4K Mount C1214=C1236=C1241=C1208=C1231=10U	X01
8	79	2010/04/19	ME	For EMI	Add SPR1	X01
9	79	2010/04/21-22	EMC	For EMI	Add EC7972-EC7981(DY) Mount EC7938,EC7947,EC7954	X01
10	26/37/47/51/53/	2010/04/21	EE	Cost down	Change 0 Ohm resistance to 0 Ohm pad: R2611,R2603,L3701,PR4706,PR4708,PR4713,PR4718, PR4722,PR4732,PR4738,PR4744,PR4755,PR4764, PR4707,PR4711,PR4776,PR4784,PR4703,PR4704, PR4790,PR5102,PR5310,PR5313,PR5314,PR5317, PR5333	X01
11	60	2010/04/21	EE	for audio vender's seggust	Modify R6009,R6010 to 0 Ohm resistances	X01
12	37	2010/04/21	EE	For version ID	Mount R3722, DY R3725	X01
13	46	2010/04/22	Power team	For power snubber	Mount PR4606=PR4607=2R2, PC4620=330P, PC4621=680P	X01
14	46	2010/04/22	Power team	For OCP	Modify PR4603=140K	X01
15	47	2010/04/23	Power team	For power snubber	Modify PR4717=10K	X01

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Change History**



Size: A3 Document Number: **DJ1 Calpella UMA** Rev: **X01**

Date: Monday, April 26, 2010 Sheet 89 of 90

DJ1 Calpella UMA-Power Up Sequence

(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO

